ZLAN-212 Low Jitter Synchronizer Power Supply Decoupling and Layout Practices
来源:互联网 发布:档案数字化软件 编辑:程序博客网 时间:2024/05/21 17:00
ZLAN-212 Low Jitter Synchronizer Power Supply Decoupling and Layout Practices
Each power island should have a bulk cap of at least 10 µF with very low ESR. Ceramic provides the lowest ESR but tantalum may also be acceptable. These capacitors are used to filter low frequency (up to several hundreds KHz) noise that originate from switching power supplies. If the switching power supply is not filtered with large bulk capacitances (100 µF or more), then the 10 µf capacitors used for 1.8 V core voltage supplies (AVCORE and VCORE) should be replaced with low ESR 100 µF ceramic or tantalum capacitors. A 0.1 µF decoupling cap (ceramic X5R or X7R) must be allocated for each power pin and placed as close as possible to the via connected to the power pin. The smallest available package size should be used. Each decoupling cap should be connected directly to only one power pin, and should not share vias to power or ground with other caps. Priority should be given to placement of decoupling caps in nearest proximity to AVDD and AVCORE pins. AVCORE pins B7 and H2 in Figure 1 and pins B6 and F1 in Figure 2 draw 25 mA each. This requires the series resistor to disipate at least 1.25 mW of power.
Each power island should have a bulk cap of at least 10 µF with very low ESR. Ceramic provides the lowest ESR but tantalum may also be acceptable. These capacitors are used to filter low frequency (up to several hundreds KHz) noise that originate from switching power supplies. If the switching power supply is not filtered with large bulk capacitances (100 µF or more), then the 10 µf capacitors used for 1.8 V core voltage supplies (AVCORE and VCORE) should be replaced with low ESR 100 µF ceramic or tantalum capacitors. A 0.1 µF decoupling cap (ceramic X5R or X7R) must be allocated for each power pin and placed as close as possible to the via connected to the power pin. The smallest available package size should be used. Each decoupling cap should be connected directly to only one power pin, and should not share vias to power or ground with other caps. Priority should be given to placement of decoupling caps in nearest proximity to AVDD and AVCORE pins. AVCORE pins B7 and H2 in Figure 1 and pins B6 and F1 in Figure 2 draw 25 mA each. This requires the series resistor to disipate at least 1.25 mW of power.
- ZLAN-212 Low Jitter Synchronizer Power Supply Decoupling and Layout Practices
- AOP, Signal/Slot, and Decoupling
- DC POWER SUPPLY
- Power Supply驱动框架
- power supply框架
- low power 流程
- low power listense
- Uvalive 6398 Low Power
- Device Low-Power States
- Low Power Design Framework
- BZOJ3969 [WF2013]Low Power
- LA 6398 Low Power
- Kattis-Low Power【二分】
- hihocoder 1108 : Troublesome Power Supply
- Troublesome Power Supply---2-SAT
- Linux power supply framwork & drvs
- RFC5826中文版 Home Automation RoutingRequirements in Low-Power and Lossy Networks
- Jitter Removal in Image and Sequence
- oracle 用户管理
- aspx+AJAX+jquery 电子地图的实现
- 纪念最心爱的皮皮
- Studying note of GCC-3.4.6 source (34)
- 基于SOA的第三方物流运输管理系统研究与设计
- ZLAN-212 Low Jitter Synchronizer Power Supply Decoupling and Layout Practices
- IE8上传文件时javascript读取文件的本地路径的问题("C:/fakepath/")的解决方案
- linux图形界面编程基本知识
- 如何从已关闭(或未打开)的工作簿中取值的问题(转)
- VC 判断文件是否存在的几种方法
- 给VS2010安装 visual assistant X 1819
- 搜狗高速浏览器2.0使用体验
- build path entry is missing
- hibernate 多对多 双向关联实战