FPGA_8_27

FPGA design from scratch-Par6/7/8

Verilog

Input script file->design files,macro library files,testbench

Macro Libraries

ETC_TEST module

DVI-D

Capture card

HaiKaxx Huawxx

添加 chipscope Ip for  capture signal->FPGA