PR1
来源:互联网 发布:淘宝开店卖情趣用品 编辑:程序博客网 时间:2024/05/22 03:37
Release 14.2 - pr_verify P.28xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc. All rights reserved.
Fri Dec 21 18:23:40 2012
Command Line: D:\Soft\ISE_14.X\14.2\ISE_DS\ISE\bin\nt\unwrapped\pr_verify.exe
-o
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/ISE/Led-B/pr_verify.log
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/led_b/led_b_routed.ncd
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/led_a/led_a_routed.ncd
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/black_box/black_box_routed.ncd
Loading
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/led_b/led_b_routed.ncd: Fri Dec 21 17:42:54 2012
Loading
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/led_a/led_a_routed.ncd: Fri Dec 21 18:22:33 2012
Loading
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/black_box/black_box_routed.ncd: Fri Dec 21 18:22:32 2012
----------------------------------------
Analyzing Designs:
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/led_b/led_b_routed.ncd
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/led_a/led_a_routed.ncd
Number of matched proxy logic bels = 82
Number of matched external nets = 80
Number of matched global clock nets = 5
Number of matched Reconfigurable Partitions = 0
Verification completed successfully!
----------------------------------------
Analyzing Designs:
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/led_a/led_a_routed.ncd
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/black_box/black_box_routed.ncd
ERROR:HDTools:30 - Found different numbers of proxy logic - 82/74.
Number of matched proxy logic bels = 0
Number of matched external nets = 0
Number of matched global clock nets = 0
Number of matched Reconfigurable Partitions = 0
VERIFICATION FAILED!
Verification completed with Errors.
----------------------------------------
Analyzing Designs:
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/black_box/black_box_routed.ncd
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/led_b/led_b_routed.ncd
ERROR:HDTools:30 - Found different numbers of proxy logic - 74/82.
Number of matched proxy logic bels = 0
Number of matched external nets = 0
Number of matched global clock nets = 0
Number of matched Reconfigurable Partitions = 0
VERIFICATION FAILED!
Verification completed with Errors.
D:\Soft\ISE_14.X\14.2\ISE_DS\ISE\bin\nt\unwrapped\pr_verify.exe
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/led_b/led_b_routed.ncd
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/led_a/led_a_routed.ncd
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/black_box/black_box_routed.ncd => FAIL
Copyright (c) 1995-2012 Xilinx, Inc. All rights reserved.
Fri Dec 21 18:23:40 2012
Command Line: D:\Soft\ISE_14.X\14.2\ISE_DS\ISE\bin\nt\unwrapped\pr_verify.exe
-o
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/ISE/Led-B/pr_verify.log
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/led_b/led_b_routed.ncd
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/led_a/led_a_routed.ncd
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/black_box/black_box_routed.ncd
Loading
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/led_b/led_b_routed.ncd: Fri Dec 21 17:42:54 2012
Loading
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/led_a/led_a_routed.ncd: Fri Dec 21 18:22:33 2012
Loading
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/black_box/black_box_routed.ncd: Fri Dec 21 18:22:32 2012
----------------------------------------
Analyzing Designs:
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/led_b/led_b_routed.ncd
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/led_a/led_a_routed.ncd
Number of matched proxy logic bels = 82
Number of matched external nets = 80
Number of matched global clock nets = 5
Number of matched Reconfigurable Partitions = 0
Verification completed successfully!
----------------------------------------
Analyzing Designs:
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/led_a/led_a_routed.ncd
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/black_box/black_box_routed.ncd
ERROR:HDTools:30 - Found different numbers of proxy logic - 82/74.
Number of matched proxy logic bels = 0
Number of matched external nets = 0
Number of matched global clock nets = 0
Number of matched Reconfigurable Partitions = 0
VERIFICATION FAILED!
Verification completed with Errors.
----------------------------------------
Analyzing Designs:
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/black_box/black_box_routed.ncd
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/led_b/led_b_routed.ncd
ERROR:HDTools:30 - Found different numbers of proxy logic - 74/82.
Number of matched proxy logic bels = 0
Number of matched external nets = 0
Number of matched global clock nets = 0
Number of matched Reconfigurable Partitions = 0
VERIFICATION FAILED!
Verification completed with Errors.
D:\Soft\ISE_14.X\14.2\ISE_DS\ISE\bin\nt\unwrapped\pr_verify.exe
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/led_b/led_b_routed.ncd
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/led_a/led_a_routed.ncd
H:/FPGA/Xilinx/Zed-Board/ZedBoard-PartialReconfig-Demo/PlanAhead_Try1/PlanAhead_
Try1.runs/black_box/black_box_routed.ncd => FAIL
- PR1
- X-NetStat Professional 5.2 PR1
- 体验MeeGo PR1.2特性
- 手机开发术语 (PR1, PVT, SA)
- Nokia N9 更新升级到PR1.2,很喜欢文件夹功能
- 【原理】UNF && pr1 present: Writing Linux/x86 shellcodes for dum dums.
- 诺基亚N9手机升级后PR1.3后反应迟钝、发热、耗电快的问题
- WP8地图也进行了一次数据包更新
- 使用预编译头的工程联合编译有C1027问题的解决方法(2012/10/17)
- Android仿QQ微信开场导航以及登陆界面
- VC++实现ip数据包解包TCP解包HTTP
- 摩尔斯电码---学习软件
- PR1
- Linux NFS启动出现出现错误TFTP error: 'Access violation' 的解决办法
- 游戏对部分mp3文件解码不正确的问题(2012/10/24)
- 自己整理的一些warning(编译器是mips-linux-gcc)
- 摩斯电码里的爱情
- Bad version number in .class file
- windows command
- 二进制 十进制 八进制 十六进制 互转 原码、反码、补码、
- 内存泄露检测工具比较