Memaker model relationship

来源:互联网 发布:40不惑50知天命60 编辑:程序博客网 时间:2024/06/05 16:48

Memaker is Faraday proprietary memory compiler. 

It is capable of automatically generating the data sheet, Verilog simulation model, VHDL simulation model, Synopsys synthesis model, Mentor FastScan and MBIST models, PowerView symbol, ECS symbol, GDSII file, LEF file, and SPICE netlist file of a specific memory configuration. 

During the execution, the Graphic User Interface (GUI) of the Memaker would guide you on how to choose a proper size of the memory with required performance and dimension.




You are required to provide design information that describes the memory configuration and the external environment conditions.[1] With the embedded technology library, specific memory models can be generated to be used for synthesis, simulation, Place and Route, and layout verification.

0 0