system verilog MATLAB学习笔记
来源:互联网 发布:地铁刷卡数据存闸机 编辑:程序博客网 时间:2024/06/05 21:49
system verilog 学习笔记
- system verilog 学习笔记
- MATLAB
initial begin:CLK_SYS sys_clk = 0; clock_create( 250e6 , sys_clk );endtask automatic clock_create ( input int unsigned freq , ref reg clk ); real half_clk ; clk = 0; half_clk = 500000000.0 / freq ; forever #half_clk clk = ~clk ; endtask
for ( int i = 0 ; i < 2 ; i++ ) begin for ( int j = 3 ; j < 19 ; j++ ) begin FILE_NAME_SOURCE = $sformatf("./sourcedata/DATA1/DAT1_%1d_%1d.txt",i,j); FILE_NAME_OUR_C = $sformatf("./sourcedata/DATA2/DAT2__%1d_%1d_cos.txt",i,j); FILE_NAME_OUT_S = $sformatf("./sourcedata/DATA2/DAT2__%1d_%1d_sin.txt",i,j); counter = 0; counter_end = 0; fd_source = $fopen ( FILE_NAME_SOURCE , "r" ); fd_cos_dat = $fopen ( FILE_NAME_OUR_C , "w" ); fd_sin_dat = $fopen ( FILE_NAME_OUT_S , "w" ); fd_ddc_cos = $fopen ( "./fd_ddc_cos.txt" , "w" ); fd_ddc_sin = $fopen ( "./fd_ddc_sin.txt" , "w" ); $display("----DAT1_%1d_%1d.txt:START",i,j); endend
MATLAB
for j = 0 : 1 : 1; for i = 1 : 1 : 18 file_name = sprintf( './sourcedata/DATA3/DAT3_%d_%d_0.txt' , j , i ); load (file_name); file_name = sprintf( './sourcedata/DATA3/DAT3_%d_%d_1.txt' , j , i ); load (file_name); endendfor i = 1 : 1 : 18 data_0_0(:,i) = eval(['DAT3_0_',int2str(i),'_0']); data_0_1(:,i) = eval(['DAT3_0_',int2str(i),'_1']); data_1_0(:,i) = eval(['DAT3_1_',int2str(i),'_0']); data_1_1(:,i) = eval(['DAT3_1_',int2str(i),'_1']); end
阅读全文
0 0
- system verilog MATLAB学习笔记
- system verilog学习笔记--time slot division
- system verilog学习笔记assertion & debug
- system verilog学习笔记---coding style
- system verilog学习笔记---intersting Q&A
- System Verilog视频学习笔记(1)- Device Under Test
- System Verilog视频学习笔记(2)- Testbench
- System Verilog视频学习笔记(3)- Language Basic
- System Verilog视频学习笔记(5)- Concurrency
- System Verilog视频学习笔记(6)- OOP-Encapsulation
- System Verilog视频学习笔记(7)- OOP-Virtual Interface
- System Verilog视频学习笔记(8)- Randomization
- System Verilog视频学习笔记(9)- Inheritance
- System Verilog视频学习笔记(10)- Inter-Thread Communication
- System Verilog视频学习笔记(11)- Functional converage
- System Verilog视频学习笔记(12)- VMM预览
- Verilog学习笔记
- Verilog初步学习笔记
- 人物画像及“七步人物角色法”
- IDEA 创建MAVEN父子项目
- redis 无法远程连接
- Python 上升到第二位,GitHub 2017 开发者年度报告
- 还不会用正则?看Linux 中 grep 命令的 12 个实践例子
- system verilog MATLAB学习笔记
- PHP——$_REQUEST
- 解析Kotlin内部类
- 147. Insertion Sort List
- 微信小程序开发教程、小程序资讯、小程序demo合揖(10月16日更新)
- Nodejs连接服务器连接mysql数据库(带事务功能)
- 热门开源项目:Guns-后台管理系统
- 【UVa 253】Cube painting
- 为何大量网站不能抓取?爬虫突破封禁的6种常见方法