总线架构性能评估--ARM的解决之道
来源:互联网 发布:集成吊顶算法 编辑:程序博客网 时间:2024/06/07 17:23
ARM is offering one answer: an IP block that can be inserted into the RTL or transaction-level model of a design and used during software simulation or hardware emulation to collect statistics on dataflows. This data is far more compact than actual recordings or vector lists. The block can then be used to generate pseudorandom traffic streams based on the statistics.
Using this verification IP, designers can set up their simulation model of the chip for suspected traffic-corner cases. They can then use the traffic-analysis IP blocks to profile the traffic flowing between blocks in the simulation during runs. The statistical profiles can then be used, at either the transaction or cycle-accurate level and apparently also with RTL, to examine the operation of the chip over a range of interconnect scales, topologies, buffer sizes, and the like.
In effect, the IP blocks allow designers to apply traditional functional verification techniques of pseudorandom vector testing not merely to the logical correctness of the interconnect, but also to its dynamic performance. It is an important step in dealing with the emergence of on-chip buses and links as a critical feature in complex SOCs.
- 总线架构性能评估--ARM的解决之道
- ARM的AMBA总线
- 五、总线的性能
- 【整理】ARM的AMBA总线
- arm常见的总线类型
- 秒杀系统的架构解决之道
- 秒杀系统的架构解决之道
- 秒杀系统的架构解决之道
- 秒杀系统的架构解决之道
- 秒杀系统的架构解决之道
- 秒杀系统的架构解决之道
- 秒杀系统的架构解决之道
- 分类器的性能评估
- 分类器的性能评估
- zynq-7000系列基于zynq-zed双核ARM-Cortex-A9性能的评估测试(多核的使用)
- ESB总线的核心架构
- ESB总线的核心架构
- ESB总线的核心架构
- 编程经验杂点
- Code2 读书笔记 (更新第一二部分)
- filter用法详细介绍
- 在没有.net环境的机子上运行C#程序——方法一
- 学习比较Struts2和Struts1的区别
- 总线架构性能评估--ARM的解决之道
- BREW上构建小型WINDOW机制
- 基于μC/OS-Ⅱ的线控转向FlexRay通信控制
- auto_ptr浅析
- VS2010中不可忽视的部分——VSTO
- 在存储过程中编写正确的事务处理代码(SQL Server 2000 & 2005)
- Java中的ASCII、Unicode和UTF-8字符编码集
- 解析域名与IP地址(Linux编程)
- HTTP引擎