DLX
来源:互联网 发布:特殊身份知乎 编辑:程序博客网 时间:2024/05/16 10:30
The DLX is a RISC processor architecture designed by John L. Hennessy and David A. Patterson, the principal designers of the MIPS and theBerkeley RISC designs (respectively), the two benchmark examples of RISC design. The DLX is essentially a cleaned up and simplified MIPS, with a simple 32-bit load/store architecture. Intended primarily for teaching purposes, the DLX design is widely used in university-level computer architecture courses. In the original MIPS design one of the methods used to gain performance was to force all instructions to complete in one cycle, forcing the compiler to insert "no-ops" in cases where the instruction would definitely take longer, as in memory access for instance. In the DLX design a more modern approach to long instructions was used, using a data-forwarding system and reordering instructions. In this case the longer instructions are "stalled" in their functional units, and then re-inserted into the instruction stream when they do complete. Externally it appears execution occurred linearly. DLX instructions can be broken down into three types, R-type, I-type and J-type. R-type instructions are pure register instructions, with three register references contained in the 32-bit word. I-type instructions specify two registers, and use 16 bits to hold an immediate value. Finally J-type instructions are jumps, containing a 26-bit address. Opcodes are 6 bits long, for a total of 64 possible basic instructions. 5 bits are needed to select one of 32 registers. In the case of R-type instructions this means that only 21 bits of the 32-bit word are used, which allows the lower 6 bits to be used as "extended instructions". This allows the DLX to support more than 64 instructions, as long as those instructions work purely on registers. This is useful for things like FPU support. The DLX, like the MIPS design, bases its performance on the use of an instruction pipeline. In the DLX design this is a fairly simple one, "classic" RISC in concept. The pipeline contains five stages:Designer John L. Hennessy and David A. PattersonBits 32-bitDesign RISCRegisters 32
- DLX
- DLX
- DLX
- DLX PKU3740
- DLX 模板
- DLX(II)
- DLX 学习
- DLX题集
- DLX模板
- hdu1426 DLX
- DLX+hdu2295
- DLX模板
- 模板--DLX
- DLX模板
- DLX专题
- DLX算法
- dlx模板
- Sudoku DLX算法求解
- KDTable常用处理代码
- 黑色星期五 即将过去
- 网络流题目集锦
- [转贴]打印自身的C程序
- Sql Server2005安装图解
- DLX
- IMAP协议
- 关于野指针
- Try to create my first blog on CSDN
- sql server的BCP导入导出
- 最近实在太累了...PVS真叫人受不了...
- 在OpenGL中如何根据空间两点绘制圆柱?(www.c3dn.net)
- 乱码之我解
- afxres.h是mfc类库的头文件,可能是安装vc不正确。