DAC11:Re-Synthesis for Cost-Efficient Circuit-Level Timing Speculation
来源：互联网 发布：linux设置中文编码 编辑：程序博客网 时间：2024/05/17 10:04
This paper reduce the number of paths that need "Timing Speculation" by retiming to improve timing character.
And then it use ILP to share pading buffers between different paths.
- DAC11:Re-Synthesis for Cost-Efficient Circuit-Level Timing Speculation
- MICRO03:Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation
- timing speculation processor
- High-level Synthesis Vendors
- AutoESL at DAC 2010: High-level Synthesis for ASICs and FPGAs
- High-level Synthesis from AutoESL: A Game-changer for Chip Design
- High-Level Synthesis with LegUp
- Partitioning for Synthesis
- Clocking Issues for Synthesis
- Constraints Example for Synthesis
- Learning Mid-level Filters for Person Re-identification
- The future is High-Level Synthesis
- Efficient Adapter for Android
- cost threshold for parallelism
- Good tips for being efficient
- timing
- Is it time to start using high-level synthesis?
- 2011: The Year of U.S. High-Level Synthesis Deployment
- SwapBuffers.c
- "parameter_hw_name == NULL || parameter_value == NULL" is not equ to "!parameter_hw_name || !parame
- C#周立功CANET
- zoj2417Lowest Bit 水题
- java常用类库续1(日期操作类Date、Calendar、DateFormat、SimpleDateFormat、Math与Random类)
- DAC11:Re-Synthesis for Cost-Efficient Circuit-Level Timing Speculation
- 【转】QT中自定义的信号和槽
- 解剖实体框架(6)---总结
- 学编程最近感觉
- SimRep.c
- The Collatz Sequence
- RAW_SOCKET捕包
- scanner
- Key and Main Windows
