part 3 Cache Memory 3
来源:互联网 发布:js 改变div属性 编辑:程序博客网 时间:2024/05/18 01:04
Direct -Mapping Cache Organization (The transaction among cpu, cache and main memory)
Memory address is consist of three parts: Tag, line and word.
For example, the line is r bits, the word is w bits. tag and line is s bits.
Then the Address length is (s+w)bits
number of addressable units is 2^(s+w) words or bytes
size of the tag is (s-r)bits
block size is the line size that is 2^w words or bytes
number of block in main memory is 2^(s+w)/2^w, that is 2^s
number of line in cache is m=2^r
size of the cache is 2^(r+w) words or bytes.
not clear yet
- part 3 Cache Memory 3
- part 3 Cache Memory 1
- part 3 Cache Memory 2
- part 3 Cache Memory 4
- part 3 Cache Memory 5
- part 3 Cache Memory 6
- C# Memory Management for Unity Developers (part 3 of 3)
- C#Memory Management for Unity Developers(Part 1 of 3)
- C#Memory Management for Unity Developers (part 2 of 3)
- Memory cache
- Cache Memory
- Memory Cache
- 每个程序员都应该了解的“虚拟内存”知识(Memory part 3: Virtual Memory)
- Memory access ordering part 3 - memory access ordering in the ARM Architecture
- buffer cache和 cache memory
- memory cache 和 disk cache
- Part 5 Memory 1
- Memory Cache 设计
- JDK 中常用的包
- 酷壳网陈皓:Why C++?王者归来
- form组件详解下
- Oracle SCN 实现机制总结
- 一个跨WINDOWS LINUX平台的线程类
- part 3 Cache Memory 3
- Java中字符串String的研究 即内存分析
- PMBOK®指南第4版中文重印修改
- Change Window7 to XP style
- SA 20120202
- shell编程
- (2011年java基础)异常和IO
- Greedy——HDOJ 1009
- C++重点语法概要