[zynq] Xilinx SDK设计流程分析 2016.2V
来源:互联网 发布:大数据 可视化 编辑:程序博客网 时间:2024/06/06 08:29
SDK uses theHardware Description file to detect the processor(s) and memory-mapped peripherals present in the hardware.
The FPGA bitstream programs an FPGA device with the hardware created by the hardware designer.
The BMM file is a description of the internal memories used in the hardware description. It fills in the internal block RAM as necessary with a program or data.
- A Hardware Description file in an XML format
- An FPGA Bitstream corresponding to the Hardware Description
- A Block RAM Memory Map (BMM) file corresponding to the Bitstream
- Zynq®-7000 AP SoC Initialization Files
- ps7_init.tcl file. This is the pre-initialization file that is to be sourced and executed before any application is downloaded onto the target. this tcl contains the clock, pll and ddr initialization code.
- ps7_init.c/.h files. These files are the C-equivalent files for the ps7_init.tcl file. The ps7_init.c and .h files are used during the FSBL application project creation.
SDKautomatically performs the following actions. Configuration options can also be provided for these steps.
- SDK builds theboard support package. This is sometimes called a software platform.
- SDKcompiles the application software using a platform-specific gcc/g++ compiler.
- Theobject files from the application and the Board Support Package arelinked together to form thefinal executable. This step is performed by a linker which takes as input a set of object files and a linker script that specifies where object files should be placed in memory.
Compilation of source files into object files is controlled usingMakefiles. With SDK, there are two possible options for Makefiles:
- Managed Make: For Managed Make projects, SDK automatically creates Makefiles. Makefiles created by SDK typicallycompile the sources into object files, and finallylink the different object files into anexecutable. In most cases, managed make simply eliminates the job of writing Makefiles. This is the suggested option.
- Standard Make: If you want ultimate control over the compilation process, use standard make projects. In this case, you must manually write a Makefile with steps to compile and link an application. Using the Standard Make flow hides a number of dependencies from SDK, so you must follow manual steps for other tasks such as debugging or running the application from within SDK. Therefore, the Standard Make flow is not recommended for general use.
•bootloader - This specifies the partition is a boot loader like FSBL. This is the first partition in any boot image.
•init - This specifies that the partition is a register initialization file. This is required to set up some register values to access the hardware.
•bootimage - This specifies that partition is an already encrypted or signed partition.
•datafile - This specifies that the partition is a normal partition like an application, bit stream, or u-boot.
- The specified data should be a maximum of 76 bytes (for Zynq) and 40 bytes (Zynq UltraScale+ MPSoC).
- The specified data will take an offset of 0x4c (for Zynq) and 0x70 (for Zynq UltraScale+ MPSoC) in the bootimage.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------
SDK includes the following two board support packages for application development:
- Standalone - A simple, semi-hosted, and single-threaded environment that provides basic features such as standard input/output and access to processor hardware features
- Xilkernel - A simple and lightweight kernel that provides POSIX style services such as scheduling, threads, synchronization, message passing, and timers
- Build (e.g. make).
- Compile (e.g. gcc).
- Debug (e.g. gdb).
--------------------------------------------------------------------------------------------------------------------------------------------------------------
Xilinx Software Development Kit (SDK) User Guide--------------------------------------------------------------------------------------------------------------------------------------------------------------
- [zynq] Xilinx SDK设计流程分析 2016.2V
- Xilinx zynq 7000 Linux系统启动流程
- xilinx FPGA设计流程
- Xilinx Zynq使用HLS实现OpenCV的开发流程
- [zynq] zynq7000开发流程之SDK操作
- xilinx zynq vdma 记录
- xilinx zynq-7000 基本知识
- xilinx zynq-7000 基本知识
- Xilinx FPGA 嵌入式系统程序引导和启动的流程分析设计
- 01-ZYNQ学习之认识 Xilinx ZYNQ
- Xilinx Zynq 操作系统的选择
- Xilinx zynq zc702学习总结
- xilinx zynq 7000 hello world
- Xilinx—Zynq架构介绍
- [zynq] 理解xilinx的petalinux
- Xilinx zynq zc702学习总结
- xilinx zynq-702 虚拟窗口
- Zynq加速设计日记-makefile分析
- AOP
- 数据结构_中国大学MOOC(慕课)——两个有序链表序列的合并问题
- 大数相加
- codeforces基础题——#161(div2) E
- Android中ListView异步加载数据
- [zynq] Xilinx SDK设计流程分析 2016.2V
- 单片机--ad_da
- java的设计模式
- [C++]cout输出精度控制
- Python学习笔记(4)——集合
- Introduction to Linear Algebra Lecture 1
- 直播时代技术指标
- Python 学习笔记(5)
- UVALive 7327【模拟】